

Advanced Architectures for Next-Generation Battery Energy Storage Systems

Prof. Allan Fagner Cupertino
Federal University of Juiz de Fora



August 12th, 2026

Where is GESEP?



Presentation outline



Part 1: BESS Technology overview

Prof. Allan Fagner Cupertino




August 12th, 2026

Context and relevance


- Wide integration of renewable energy power plants;
- Inertia challenge;
- High increase of electric mobility;
- Second-life batteries market.
- BESS are fundamental for energy transition. 




Battery energy storage system




Example of commercial BESS




PCS




Storage Unit



Battery management system




Cell balancing technology overview




Drawbacks – conventional BESS architecture

- Low fault tolerance; 
- Charging using direct current;
- Losses 
 - ✓ Balancing process;
 - ✓ Sub-optimum inverter design.
- Safety issues.




Alternative approach

- Power electronics integrated into the battery;
- Same number of terminals of standard approach;
- Compatible with commercial PCS technology;
- Shares PCS and BMS functions;
- Inspired on the modular multilevel converter structure.



Alternative approach

- Smart battery or modular BMS or cascaded dc/dc or BIC or ...



Challenges


- Cost!




- Control strategies and architectures;

- Converter design;


- Is this approach new?



Patents timeline



Timeline




Timeline




US 9,368,991 B2


University of Alabama
Distributed Battery Power Electronics architecture and control




Timeline



US 2017/0093157 A1
Tesla Motors Inc.
Energy Storage System with
Dual-Active-Bridge Converter



Timeline



BR 102021025348-7 A2


UFMG

Sistema e método para controle ativo do fluxo de potência e equalização para armazenadores eletroquímicos conectados à rede elétrica



BR
PETROBRAS

UF *m* **G**



BR 102018072373-1 A2

UFMG

Processos e dispositivo para controle ativo de carga, recarga e descarga de multi-elementos armazenadores de energia e reconfiguração de strings em caso de falha ou remoção de elemento(s) armazenador(es) de energia

Part 2: Smart Battery Fundamentals


Prof. Allan Fagner Cupertino



August 12th, 2026


Important assumptions

- BIC behaves as a voltage source;
 - ✓ Output voltage can be controlled.
 - ✓ Usually, two-quadrant topologies are employed.




Important assumptions

- BIC behaves as a voltage source;
 - ✓ Output voltage can be controlled.
 - ✓ Usually, two-quadrant topologies are employed.
- Batteries are not equal, i.e.:
 - ✓ Different initial states of charge (expected in practice);
 - ✓ Different chemistries and voltages (much more challenging);
 - ✓ Different impedances and capacities (expected even for new batteries);




Capacity measurements – 10 Ah LFP



Important assumptions

- BIC behaves as a voltage source;
 - ✓ Output voltage can be controlled.
 - ✓ Usually, two-quadrant topologies are employed.
- Batteries are not equal, i.e.:
 - ✓ Different initial states of charge (expected in practice);
 - ✓ Different chemistries and voltages (much more challenging);
 - ✓ Different impedances and capacities (expected even for new batteries);
- Control objectives
 - ✓ Output voltage regulation;
 - ✓ Constant dc-link voltage;
 - ✓ Active state balancing.



Physics of operation

- Output voltage reference:

$$v_{o,i} = \frac{v_{dc}^*}{N} + \Delta V_i \quad \sum_{j=1}^n v_{o,j} = v_{dc}^* + \sum_{j=1}^n \Delta V_j$$

- If the control algorithm guarantees that:

$$\sum_{j=1}^n \Delta V_j = 0$$


- Then,

$$v_{o,i} \approx \frac{v_{dc}^*}{N} \Rightarrow \sum_{j=1}^n v_{o,j} = v_{dc}^*$$




- Dc/dc converter power balance equation:


$$p_{b,i} \approx p_{o,i} \Leftrightarrow v_{b,i} \cdot i_{b,i} \Leftrightarrow i_{b,i} = \frac{v_{o,i} \cdot i_o}{v_{b,i}} + \frac{\Delta V_i \cdot i_o}{v_{b,i}}$$




General scheme – SoX balancing




Possible architectures



- Centralized.




- Leader-follower.



- Decentralized.

Proportional balancing controller



- Balancing voltage contribution:


$$\Delta V_i = \text{sgn}(i_{b,i}) \cdot K(\overline{SOC} - SOC_i) = \pm K(\overline{SOC} - SOC_i)$$

- It is important to note that:

$$\sum_{j=1}^n \Delta V_j = K \sum_{j=1}^n (\overline{SOC} - SOC_j) = 0. \Rightarrow \sum_{j=1}^n v_{o,j} = v_{dc}^*$$



Converter output voltage saturation




- Converter physical limits;

$$-\Delta V_{max} \leq \Delta V_i \leq \Delta V_{max}$$

- If saturation occurs,

$$\sum_{j=1}^n \Delta V_j \neq 0$$



Important analytical results

- Steady-state analysis of SoC balancing

$$v_{o,i} = \frac{v_{dc}^*}{N} + \Delta V_i \Leftrightarrow v_{o,i} \approx \frac{v_{dc}^*}{N} \frac{C_{n,i}}{\overline{C_n}} \quad \text{and} \quad \Delta SOC_i \approx \frac{v_{dc}^*}{KN} \left(\frac{C_{n,i}}{\overline{C_n}} - 1 \right) \text{!}$$

- Transient analysis of SoC balancing

$$\Delta SOC_i(t) \approx \underbrace{\frac{1}{N} \sum_{j=1}^N SOC_{i,0} - SOC_{i,0}}_A - \underbrace{\frac{K \cdot i_o}{v_b \cdot C_n}}_B \int_0^t \Delta SOC_i(t) d\tau \Leftrightarrow \Delta SOC_i = A \cdot e^{-B \cdot t} \text{!}$$

- Condition for constant dc-link voltage during balancing (if K is constant):

$$K \leq \frac{\Delta V_{max}}{|\Delta SOC_{max,0}|} \text{!}$$


Part 3: Topological overview

Prof. Allan Fagner Cupertino




August 12th, 2026


Overview – different topologies




(a)



(b)




(c)




(d)


Overview – different topologies (cont.)




(e)



(f)






(g)



(h)

Examples of developments – step-up




(a)







(b)

Examples of developments – step-up/step-down



Examples of developments – step-down




Part 4: Control schemes



Prof. Allan Fagner Cupertino






Local control block diagram





Example: Boost converter




Experimental results




Example: Non-inverting buck-boost converter




Experimental results



1. Buck mode; 2. Load step; 3. Boost mode.



Conventional balancing controller




- Main characteristics (previously analyzed):

- ✓ **Constant** gain;
- ✓ **Exponential** reduction of SoC error;
- ✓ **Expected** steady-state error;
- ✓ **Guarantees** constant dc-link voltage if

$$K \leq \frac{\Delta V_{max}}{|\Delta SOC_{max,0}|}$$

Variable gain balancing controller



- Main characteristics:
 - ✓ **Variable** gain;
 - ✓ **Linear** reduction of SoC error;
 - ✓ **Lower** Steady-state error;
 - ✓ **Guarantees** constant dc-link voltage.


$$K = f(SOC_i) = \frac{\Delta V_{max}}{|\Delta SOC_{max}(t)|}$$

C-HIL validation setup





SoC balancing control results

- 3 batteries (12 V, 20 Ah) + boost converters.
- Fixed gain → no full balancing after ~83 min.
- High fixed gain → balanced in ~46 min, but with dc-link voltage variations.
- Variable gain → balanced in ~54 min, dc-link stable.



SoC balancing control results



Part 5: Applications and trends

Prof. Allan Fagner Cupertino



Pulsed current charging for lifetime extension




Fig. 1. Six fundamental pulsed current modes. (a) Positive pulsed current (PPC) mode, (b) pulsed current-constant current (PCCC) mode, (c) negative pulsed current (NPC) mode, (d) alternating pulsed current (APC) mode, (e) sinusoidal-ripple current (SRC) mode, and (f) alternating sinusoidal-ripple current (ASRC) mode [15].









Fig. 2. Effects of the pulsed current charging on lithium-ion battery lifetime considering different frequencies [21]. (a) [8]. (b) [13]. (c) [9]. (d) [14]. (e) [10]. (f) [11]. (g) [23]. (h) [12]. (i) [24].

Pulsed current charging for lifetime extension






Half-bridge converter




$$D = \frac{n - m}{n}$$

$$f = \frac{1 - D}{t_d} = \frac{m}{nt_d}$$


Pulsed current operation experimental results



Fault tolerance and safety mode




Real time impedance estimation




Roadmap – Smart Batteries

- Cost: main challenge for wide adoption;
- Control for lifetime extension;
- Second-life friendly;
- AI for smart batteries;



NextGen Smart Battery Applications



Reliability

Performance

Acknowledgement



